

Circuit Simulation Lab:26

Frequency Dividers


Introduction

The purpose of this experiment is to introduce the design of Divide by 4, 8 Circuit.


Software tools Requirement

Modelsim (Siemens)

Xilinx Vivado



Asynchronous Division



Synchronous Division

Design the above Circuit in Verilog HDL and write its testbench and capture the Waveforms,

Use Behavior modeling or Structural Modeling.